A Primer on Memory Consistency and Cache Coherence

Author: Daniel J. Sorin,Mark D. Hill,David A. Wood

Publisher: Morgan & Claypool Publishers

ISBN: 1608455645

Category: Computers

Page: 195

View: 9445

DOWNLOAD NOW »

Many modern computer systems and most multicore chips (chip multiprocessors) support shared memory in hardware. In a shared memory system, each of the processor cores may read and write to a single shared address space. For a shared memory machine, the memory consistency model defines the architecturally visible behavior of its memory system. Consistency definitions provide rules about loads and stores (or memory reads and writes) and how they act upon memory. As part of supporting a memory consistency model, many machines also provide cache coherence protocols that ensure that multiple cached copies of data are kept up-to-date. The goal of this primer is to provide readers with a basic understanding of consistency and coherence. This understanding includes both the issues that must be solved as well as a variety of solutions. We present both highlevel concepts as well as specific, concrete examples from real-world systems. Table of Contents: Preface / Introduction to Consistency and Coherence / Coherence Basics / Memory Consistency Motivation and Sequential Consistency / Total Store Order and the x86 Memory Model / Relaxed Memory Consistency / Coherence Protocols / Snooping Coherence Protocols / Directory Coherence Protocols / Advanced Topics in Coherence / Author Biographies
Release

Architecture of Computing Systems - ARCS 2017

30th International Conference, Vienna, Austria, April 3–6, 2017, Proceedings

Author: Jens Knoop,Wolfgang Karl,Martin Schulz,Koji Inoue,Thilo Pionteck

Publisher: Springer

ISBN: 3319549995

Category: Computers

Page: 262

View: 1392

DOWNLOAD NOW »

This book constitutes the proceedings of the 30th International Conference on Architecture of Computing Systems, ARCS 2017, held in Vienna, Austria, in April 2017. The 19 full papers presented in this volume were carefully reviewed and selected from 42 submissions. They were organized in topical sections entitled: resilience; accelerators; performance; memory systems; parallelism and many-core; scheduling; power/energy.
Release

Automated Technology for Verification and Analysis

12th International Symposium, ATVA 2014, Sydney, Australia, November 3-7, 2014, Proceedings

Author: Franck Cassez,Jean-Francois Raskin

Publisher: Springer

ISBN: 3319119362

Category: Computers

Page: 430

View: 800

DOWNLOAD NOW »

This book constitutes the proceedings of the 12th International Symposium on Automated Technology for Verification and Analysis, ATVA 2014, held in Sydney, Australia, in November 2014. The 29 revised papers presented in this volume were carefully reviewed and selected from 76 submissions. They show current research on theoretical and practical aspects of automated analysis, verification and synthesis by providing an international forum for interaction among the researchers in academia and industry.
Release

Multi-Core Cache Hierarchies

Author: Rajeev Balasubramonian,Norman Paul Jouppi,Naveen Muralimanohar

Publisher: Morgan & Claypool Publishers

ISBN: 9781598297539

Category: Computers

Page: 137

View: 1060

DOWNLOAD NOW »

A key determinant of overall system performance and power dissipation is the cache hierarchy since access to off-chip memory consumes many more cycles and energy than on-chip accesses. In addition, multi-core processors are expected to place ever higher bandwidth demands on the memory system. All these issues make it important to avoid off-chip memory access by improving the efficiency of the on-chip cache. Future multi-core processors will have many large cache banks connected by a network and shared by many cores. Hence, many important problems must be solved: cache resources must be allocated across many cores, data must be placed in cache banks that are near the accessing core, and the most important data must be identified for retention. Finally, difficulties in scaling existing technologies require adapting to and exploiting new technology constraints.The book attempts a synthesis of recent cache research that has focused on innovations for multi-core processors. It is an excellent starting point for early-stage graduate students, researchers, and practitioners who wish to understand the landscape of recent cache research.The book is suitable as a reference for advanced computer architecture classes as well as for experienced researchers and VLSI engineers.Table of Contents: Basic Elements of Large Cache Design / Organizing Data in CMP Last Level Caches / Policies Impacting Cache Hit Rates / Interconnection Networks within Large Caches / Technology / Concluding Remarks
Release